What temperature scenario for the SLHC?

G. Casse

G. Casse, AUW, CERN, 23-27 Feb. 2009

Temperature scenario for Si detectors:

To face the problems induced by the increase of the current due to the high irradiation doses, it will be necessary to provide very efficient cooling to the detector systems (sensors and electronics). Providing power and extracting heat is one of the major (if not "the major") challenges for the upgrade. It is conceivable a need for T 30°C or more cooler than the present LHC. Nonetheless, in non operation time, it might be well advantageous to let the systems rest at room T (RT = 20° C).

Temperature management:

Beam on: irradiated detectors biased at 500V and cooled to (possibly) -25°C to control the reverse current, avoid runaway and reduce the shot noise.

Beam off, "old" assumption:

Avoid warming up the irradiated detectors above 0°C, even during beam down and reduce maintenance at room temperature to minimum.

 V_{FD} undergoes reverse annealing and

becomes progressively higher if the detectors are kept above 0°C.

But what happens to the reverse current and the CCE of n-side readout detectors?

Initial V_{FD} ~ 2800V



Predictions from RD48 parameters for Oxygen enriched devices (best scenario: after 7 RT annealing years the V_{fd} goes from ~2800V to ~12000 V!

"Fine step" Annealing of the colleted charge, HPK FZ n-in-p, 1E15 n cm⁻²



4

"Fine step" Annealing of the colleted charge, Micron FZ n-in-p, 1E15 n cm⁻² (26MeV p irradiation)

















G. Casse, AUW, CERN, 23-27 Feb. 2009

"Fine step" Annealing of the reverse current, Micron FZ n-in-p, 1E15 n cm⁻² (26MeV p irradiation), Micron FZ n-in-n, 1.5E15 n cm⁻²



G. Casse, AUW, CERN, 23-27 Feb. 2009

"Fine step" Annealing of the reverse current, Micron FZ n-in-p, 1E15 n cm⁻² (26MeV p irradiation)



"Fine step" Annealing of S/N, 1.5E15 n cm⁻²

Noise is the sum in quadrature of shot noise and parallel noise (taken from the Beetle chip specs, and estimated as 650ENC)







LHC \Rightarrow SLHC: to keep similar power dissipation must run ~25°C colder.

(Note: at SLHC (n-side readout) we will not run at full depletion, i.e. reverse annealing is not a major issue, no need to keep sensors cold outside operation.)

J Vossebeld, University of Liverpool

RD50 meeting, CERN 15/11/05

Thermal runaway: Toy Model

Full analysis of thermal runaway requires detailed knowledge E of precise cooling connection. Use toy-model instead.

Input:

- 300 µm Silicon sensor
- cooled at either end (no substrate or coolir spine)
- Assume heat exchange in 1 dimension onl
- 2 Cases: 4.5cm & 9cm wide
- Assume perfect connection to cooling
- Thermal conductivity Silicon: 130 W/mK

To determine the thermal runaway points:

Model:

- Take "strip" across the sensor and divide into small cells.
- Calculate power dissipation and heat exchange every 1 ms in each cell.
- Continue until it stabilises or diverges.

Alternative model (cross-check):

Use equilibrium condition: dissipated power + heat conduction = 0



Thermal runaway results

Temperature gradient across sensor for different coolant temperatures. (NOTE: heat from ASICs or environment not included!)

Thermal run-away points:

(curves shown up to temperature where model stops converging) 4.5cm wide sensor:~ -13°C (+19 °C for LHC)

9cm wide sensor: ~ -29°C (+1 °C for LHC)





Thermal runaway temperatures down by ~30°C (LHC⇒SLHC).

- need a spine or substrate underneath sensor for heat extraction
- need to run Silicon significantly colder than at LHC

J Vossebeld, University of Liverpool

RD50 meeting, CERN 15/11/05

Thermal simulation

Work done using ANSYS package (finite element thermal simulation)

Added to this package: simulation heat dissipation in Silicon (including the temperature dependence).

Work based on ladder design with single sensor layer.

In ANSYS:

- carbon-carbon ladder
- diameter cooling pipe 5mm
- CC substrate under sensor 1mm (too thick!) Sensor:
- 8 cm wide, 300 μ m, 3 cm length strips
- power based on: Φ = 2.2×10¹⁵ n_{eq}/cm^{2,} V_b= 800 V <u>Hybrid</u>:
- CC base with thin kapton layer
- 14 chips per sensors (0.5 W)
- distance to hybrid 2.7 mm (air)





Thermal runaway model: Results

<u>Coolant temperature: –25 °C</u>

Sensor: hottest point ~ -19°C Hybrid: hottest chip ~ +14°C

No sign of thermal runaway with –25 °C coolant temperature.

Some caveats:

- substrate is unreasonably thick
- simulation still incomplete, e.g. heat input from electronics and environment in to silicon needs more detailed treatment.



SUMMARY

Controlled annealing (at 20°C) is a very useful tool to reduce power dissipation and recover fraction of S/N in heavily irradiated silicon detectors. Optimum annealing time is between 100-300 days for CCE (while no restriction is found with reverse current recovery). Nonetheless, during operation, cooling to temperature lower than -20°C is required for preventing thermal runaway and excessive shot noise. The operation T will depend on the radius, as well as the more stringent limiting factor (runaway or shot noise).