

# Readout of Silicon strips detectors using Deep Sub-Micron technologies

Jean-François Genat

on behalf of

<sup>2</sup> G. Daubard, <sup>2</sup> J. David, <sup>2</sup> C. Evrard, <sup>1</sup> D. Fougeron, <sup>1</sup> R. Hermel,  
<sup>2</sup> D. Imbault, <sup>2</sup> F. Kapusta, <sup>1</sup> Y. Karyotakis, <sup>2</sup> H. Lebbolo, <sup>2</sup> T.H. Pham,  
<sup>2</sup> F. Rossel, <sup>2</sup> A. Savoy-Navarro, <sup>2</sup> R. Sefri, <sup>1</sup> S. Vilalte

<sup>1</sup> *LAPP Annecy*, <sup>2</sup> *LPNHE Paris*

3<sup>d</sup> SiLC Workshop  
Liverpool UK

June 13 14th 2006

# Outline

- Context of the Silicon strips for the ILC
- Front-End Electronics design
- Integrated electronics
- 180nm CMOS chip
- Design in 130nm and future plans
- Detector integration
- Evaluation, Beam tests

# Silicon strips for the ILC

# Silicon strips tracker at the ILC

- a few  $10^6$  Silicon strips
- 10 - 60 cm long
- Thickness: 200-500 $\mu\text{m}$
- Strip pitch 50-200  $\mu\text{m}$
- Single sided, AC coupled,

Experience from CMS:  
DC 10-20% cheaper, more reliable

# Detector data

$$\text{SN} = 25000 \text{ e-} / 1000 \text{ e-} \sim 25$$

- **Pulse height:** Cluster centroid to get position resolution to a few  $\mu\text{m}$

*Detector pulse sampling*

- **Time:** Two scales:

- ✘ Coarse 150-300ns BCO tagging


*Two shaping time ranges 500 ns and 2  $\mu\text{s}$*

- ✘ Nanosecond timing for the coordinate along the strip  
Not to replace another layer or double sided  
Spatial estimation to a few cm

*Shaping times: 20-100ns*


# Coordinate along the strip

SPICE



$$V = 1/\sqrt{LC}$$

$$V = 6.3 \times 10^7 \text{ m/s} = \mathbf{c/4.7}$$




**1 ns time resolution is 8 cm**  
**Confirmed by measurements**

# Expected time resolution

Simulated time resolution using multiple sampling and a least square fit of the shaper pulse algorithm (Bill Cleland)

Time resolution vs Shaping time & Number of samples



- S/N =25
- 16 samples
- 40 ns shaping

→ 1 ns time resolution

SiGe technology

# Front-End Electronics Design



# Silicon strips Electronics design

## Guidelines

As compact as possible i.e. integrate whenever possible:

- Transparency
- Less passive parasitics: better S/N
- More reliable
- In principle simpler

# Readout parameters

- Interstrip capacitance  $\sim 1 \text{ pF/cm}$   
Strip to substrate capacitance  $\sim 0.1 \text{ pF/cm}$
- Occupancy defined as % channels hit per BC:  
Outer barrel and end caps layers:  $< 1 \%$   
Inner barrel and end caps layers:  $< \text{a few } \%$
- ILC timing:  $1 \text{ ms: } \sim 3\text{-}6000 \text{ trains @} 150\text{-}300\text{ns / BC}$   
 $100\text{ms in between}$

# Integrated Electronics

# Front-End Electronics Chip

## Front-end Analog:

- Integrate 512-1024 channels in 130-90nm CMOS:

amplifiers

shapers

sparsification

samplers

ADC

Power switching

two time scales wrt strip length

8 samples over two peaking times

Wilkinson optimum

1/100

- Presently measured in 180nm CMOS


amplifiers:

500 + 16 e-/pF

shapers:

375 + 10.5 e-/pF

# Foreseen Front-end architecture



Charge 1-40 MIP, S/N~ 15-20, Time resolution: BC tagging, fine: ~ 2ns

Technologies: Deep Sub-Micron CMOS 180-130nm  
Future: SiGe &/or deeper DSM

# Charge measurements

## Preamp + Shaper

Gain: 20mV/MIP over 1-30 MIP

S/N = 30 750 e- ENC at 3  $\mu$ s peaking time

Reset transistor

Presently AC coupled

DC feedback to accommodate DC coupled detectors

## Analog sampler and event buffer

2D: 16-deep sampling, a few 10-deep events

## Sparsifier

Threshold an analog sum of 3 adjacent channels after pulse shaping. Auto-zeroed.

## ADC

8-10 bits


Clocked at 12 MHz, time interpolated if needed

# DC feedback

## PREAMPLIFIER

**PROs:** Cheaper detector  
No oxide pinholes

**CONs:** Room (silicon area)  
and power



# Time measurements

- **Time stamping**

BC tagging: resolution of 30 to 50 ns

Time-stamp the sparsifier output at  $4 * \text{BCO clock}$  (83 ns)

- **Fine time measurement**

Order of 1 ns



$32 * \text{BCO clock}$  (12ns on-chip vernier sampling clock)

Use digital signal processing over 16 digitized samples



# CMOS 180nm Chip


# Silicon



← 3mm →


16 + 1 channel UMC 0.18 um chip (layout and picture)

# Test Cards




Chip on Board versions (wire bonded)

Beam tests card




# Shaper Noise



375 e- input noise with chip-on-board wiring (against 280 simulated)

# Process spreads



Preamp gains statistics

**Process spreads: 3.3 %**

# Chip tests results

- Peaking time:

1.5 - 6  $\mu$ s tunable peaking time      1-10 targeted

Linearity: +/- 6%      +/- 1% targeted

- Noise @ 3 us shaping time and 140 $\mu$ W power:

375 + 10.4 e-/pF

274 + 8.9 e-/pF expected

# Sample & Hold Comparator

- Sample and hold: OK

- Comparator:

Vt spreads of the order of 5 mV due to transistors size

- Increase from 10/0.5 to 200/10 to reduce spreads
- Increase Preamp + Shaper voltage gain from 8 to 25 mV/MIP

# Tests Conclusions

12 chips tested (Sept '05)

The UMC CMOS 180nm process is mature and reliable:

- Models mainly OK
- Only one transistor failure over 12 chips
- Process spreads of a few %

Chip to be checked in beam tests in Sept '06

Encouraging results regarding CMOS DSM

—————> go to 130nm



# CMOS 130nm chip design

# Front-end in CMOS 130nm

## 130nm CMOS:

- Smaller
- Faster
- More radiation tolerant
- Lower power
- Will be (is) dominant in industry

## Drawbacks:

- Reduced voltage swing (Electric field constant)
- Leaks (gate/subthreshold channel)
- Models more complex, not always up to date
- Crosstalk (digital)

# Technology parameters


## 180 nm

- 3.3V transistors
- 1.8V logic supply
- 6 metals layers (Al)
- MIM capacitors =  $1\text{fF}/\mu\text{m}^2$
- Three Vt options

## 130nm

- 3.3V transistors
- 1.2V logic supply
- 8 metals layers (Copper)
- MIM capacitors =  $1.5\text{fF}/\mu\text{m}^2$
- Three Vt options +
- Low leakage transistors option


# 4-channel test chip



# 130nm CMOS chip

Amplifier, Shaper, Sparsifier 90\*350  $\mu\text{m}^2$

Analog sampler 250\*100  $\mu\text{m}^2$



Layout of the 130nm chip including sampling and A/D conversion A/D 90\*200  $\mu\text{m}^2$

Submitted April 19<sup>th</sup> '06  
Reception July

Test card under design

# Some issues with 130nm design

- Noise not properly modeled:  
1/f noise out of belief... (both coefficient and exponent)
- Design rules more constraining
- Lower power supplies voltages  
Low  $V_t$  transistors leaky
- Some (via densities) not available under Cadence (Mentor)

# Possible issues: Transistors leaks

## Two situations:

- Gate-channel due to tunnel effect (can affect noise performances)
- Through channel when transistor switched-off (only affects large digital designs)




Figure 1.2  $I_{\text{gate}}$  and subthreshold leakage versus technology.

# Future plans

- Improve sampler (130nm August)  
DC coupling, Calibration, Power cycling
- Implement the fast (20-100ns shaping) version with Silicon-Germanium / CMOS including:
  - AC or DC coupling
  - Preamp + Shaper (20-100ns)
  - Fast sampling
  - Power cycling
- Submit a full 128 channel version in 130nm including slow analog processing, power cycling, digital



# Future Digital

- Chip control

- Buffer memory

- Processing for

- Calibrations
- Amplitude and time least squares estimation, centroids
- Raw data after zero suppression lossless compression

- Tools

- Digital libraries in 130nm CMOS available
- Synthesis from VHDL/Verilog
- SRAM memory
- PLLs

# Detector integration

# Grounding & Shielding

- Signal is referred to the backplane

AC stick preamp input reference to this voltage

On-FE chip decoupling as much as possible

- Shield all detector from external interferences using a thin aluminum foil wrapped around the carbon fiber support structure
- Digital I/Os


Use fiber optics:

- Trains stage: 3-6 MHz BCO synchronous controls
- Digitization stage: 100 MHz ADC clock
- Transfer stage: >1 GHz fiber serial clock

# Wiring Detector to FE Chips

~~Wire bonding~~

Flip Chip Technology



Courtesy: Marty Breidenbach (Cal SiD)

**OR (later)**



# Bump bonding flip chip technology

- Electrical connection of chip to substrate or chip to chip face to face

flip chip

- Use of small metal bumps

bump bonding



CNM

- Process steps:
  - Pad metal conditioning:  
Under Bump Metallisation (UBM)
  - Bump growing in one or two of the elements
  - Flip chip and alignment
  - Reflow
  - Optionally underfilling

# Wiring Detector to FE Chips

## Thinned Wafers



Thinned wafer mounted on  
Quartz handle wafer (MIT  
Lincoln Labs)



Wafer thinned to 50 microns (leti)

May 2008

FEE 2008

**Courtesy: Ray Yarema, FEE 2006, Perugia**

# 3D Wiring

## Process flow for 3D Chip

- 3 tier chip (tier 1 may be CMOS)
  - 0.18 um (all layers)
  - SOI simplifies via formation
- Single vendor processing


1) Fabricate individual tiers



May 2006

FEE 2006


2) Invert, align, and bond wafer 2 to wafer 1



3) Remove handle silicon from wafer 2, etch 3D Vias, deposit and CMP tungsten



4) Invert, align and bond wafer 3 to wafer 2/1 assembly, remove wafer 3 handle wafer, form 3D vias from tier 2 to tier 3



38

# Beam Tests



# Beam-tests at DESY


At 5 GeV e<sup>-</sup> beam in DESY

Very simple telescope set-up in Silicon strips ladders of CMS read out with VA1 FE and a few channels with present version of new FE chip together with a reference telescope

Purposes:


Check S/N for the first proto measured at Lab test bench

Characterize performance of the new FE chip in realistic conditions after Lab test bench and comparing with ref FE electronics (VA1)



Beam timing: 1  $\mu$ s e<sup>-</sup> 30  $\mu$ s readout


# Tests HW



# Tests DAQ September

## Paris present setup


PC running Labview



# Tests DAQ December

**PXI under development**

**embedded PC NI FDS**  
System (expensive, fast)




*The End ...*

# Backup

# Foreseen on-detector FE chip

- **Pulse sampling:** *16 samples over 2 shaping times (inc pedestal)  
16-deep sampling analog buffer*
- **Buffering:** *a few 10 events buffer  
2D structure: (a few 10)\*16 caps/channel*
- **Sparsification/calibration :** *On FE chip*
- **Analog-Digital conversion:** *Wilkinson optimum (power)*
- **Digital processing:** *Amplitude and time estimation + charge  
cluster algorithm, lossless data compression*
- **Power: 1/100 ILC duty cycle:** *FE Power cycling*



## *Patrick Le Du (Saclay): Summary of current thinking*

The ILC environment poses new challenges & opportunities which will need new technical advances in Data Collection

→ NOT LEP/SLD, NOT LHC !

■ **The FEE integrates everything**

→ From signal processing & digitizer to the RO BUFFER ...

■ **Very large number of channels to manage (Trackers & ECal)**


■ **Interface and feedback between detector and machine is fundamental**

→ optimize the luminosity → consequence on the DAQ architecture

■ **Classical boundaries are moving : Slow control, On/Off line ...**




# Measured Pulse Velocity



Moving a laser diode along the Silicon strip detector


# Front-end test chip in CMOS 180nm




- Low noise amplification + pulse shaping
- Sample & hold
- Comparator

Submitted end '04

# Linearities




# Noise summary



# Possible issues: noise: 130nm vs 180nm (simulation)

## ● PMOS:



130nm


W/L = 2mm/0.5u

$I_{ds} = 38.79\mu$ ,  $V_{gs} = -190\text{mV}$ ,  $V_{ds} = -600\text{mV}$

$g_m = 815.245\mu$ ,  $g_{ms} = 354.118\mu$

**1MHz  $\rightarrow$  7.16nV/sqrt(Hz)**

Thermal noise hand calculation = 3.68nV/sqrt(Hz)



180nm

$g_m = 944.4\mu\text{S}$ ,  $g_{ms} = 203.1\mu\text{S}$


**1MHz  $\rightarrow$  3.508nV/sqrt(Hz)**

Thermal noise hand calculation = 3.42nV/sqrt(Hz)

# Noise: 130nm vs 180nm (simulation)



NMOS :




130nm  
W/L = 50u/0.5u  
Ids=48.0505u, Vgs=260mV, Vds=1.2V  
gm=772.031uS, gms=245.341uS, gds=6.3575uS

**1MHz --> 24.65nV/sqrt(Hz)**

100MHz --> 5nV/sqrt(Hz)

Thermal noise hand calculation = 3.78nV/sqrt(Hz)



180nm  
W/L=50u/0.5u  
Ids=47uA, Vgs=300mV, Vds=1.2V  
gm=842.8uS, gms=141.2uS, gds=16.05uS



**1MHz --> 4nV/sqrt(Hz)**

10MHz --> 3.49nV/sqrt(Hz)

Thermal noise hand calculation = 3.62nV/sqrt(Hz)

# Chip connection

- Wire bonding
  - Only periphery of chip available for IO connections
  - Mechanical bonding of one pin at a time (sequential)
  - Cooling from back of chip
  - High inductance ( $\sim 1\text{nH}$ )
  - Mechanical breakage risk (i.e. CMS, CDF)
- Flip-chip
  - Whole chip area available for IO connections
  - Automatic alignment
  - One step process (parallel)
  - Cooling via balls (front) and back if required
  - Thermal matching between chip and substrate required
  - Low inductance ( $\sim 0.1\text{nH}$ )




# Bump bonding flip chip technology

- Expensive technology
  - Especially for small quantities (as in HEP)
  - Big overhead of NRE costs
- Minimal pitch reported: 18  $\mu\text{m}$  but ...
- Few commercial companies for fine pitch applications ( $< 75 \mu\text{m}$ )
- Bumping technologies
  - Evaporation through metallic mask
  - Evaporation with thick photoresist
  - Screen printing
  - Stud bumping (SBB)
  - Electroplating
  - Electroless plating
  - Conductive Polymer Bumps
  - Indium evaporation



# 0.18 $\mu\text{m}$ chip

## PREAMPLIFIER



Gain: 8mV/MIP  
3.3V input trans  
2000/0.5  
 $g_m = 0.69 \text{ mS}$   
40  $\mu\text{A}$  (Weak inversion  
IC  $\approx 0.01$ )

### Tests results :

Gain

OK

Linearity :  $\pm 1.5\%$   $\pm 0.5\%$  expected


Noise 3 $\mu\text{s}$ -20 $\mu\text{s}$  rise-fall,

40  $\mu\text{A}$  : 498 + 16.5 e-/pF

OK


Dynamic range : 60 MIPs

OK



# 0.18 $\mu\text{m}$ chip

## SHAPER



RC-CR  
Peaking time  
ajustable :  $1\mu\text{s} \rightarrow 5\mu\text{s}$


Tests:

1.5 - 6  $\mu\text{s}$  rise/fall

Linearity: +/- 6% +/- 1% expected


Noise @ 3  $\mu\text{s}$  140  $\mu\text{W}$  power:

375 + 10.4 e-/pF 274 + 8.9 e-/pF  
expected






# 0.13 $\mu\text{m}$ Chip Sparsifier

## SPARSIFICATION




- + Sum of 3 adjacent channels
- + Résolution  $\sim 0.1\text{mV}$
- + Response time = 186ns




# 0.13 $\mu\text{m}$ Chip Simulations


## SIMULATIONS :



*Preamps linearity*



*Shaper linearity*




*Sparsifier response*

# Possible issues: Transistors leaks

## Two situations:

- Gate-channel due to tunnel effect (can affect noise performances)
- Through channel when transistor switched-off (only affects large digital designs)




- 180nm chip OK
- 130nm, no gate leakage expected, but sub-threshold
- 90nm, important gate leakage

Figure 1.2  $I_{\text{gate}}$  and subthreshold leakage versus technology.

# Possible issues: noise: 130nm vs 180nm (simulation)

## ● PMOS:



130nm


W/L = 2mm/0.5u

$I_{ds} = 38.79\mu$ ,  $V_{gs} = -190\text{mV}$ ,  $V_{ds} = -600\text{mV}$

$g_m = 815.245\mu$ ,  $g_{ms} = 354.118\mu$

**1MHz  $\rightarrow$  7.16nV/sqrt(Hz)**

Thermal noise hand calculation = 3.68nV/sqrt(Hz)



180nm

$g_m = 944.4\mu\text{S}$ ,  $g_{ms} = 203.1\mu\text{S}$


**1MHz  $\rightarrow$  3.508nV/sqrt(Hz)**

Thermal noise hand calculation = 3.42nV/sqrt(Hz)

# Noise: 130nm vs 180nm (simulation)



NMOS :




130nm  
W/L = 50u/0.5u  
Ids=48.0505u, Vgs=260mV, Vds=1.2V  
gm=772.031uS, gms=245.341uS, gds=6.3575uS

**1MHz --> 24.65nV/sqrt(Hz)**

100MHz --> 5nV/sqrt(Hz)

Thermal noise hand calculation = 3.78nV/sqrt(Hz)



180nm  
W/L=50u/0.5u  
Ids=47uA, Vgs=300mV, Vds=1.2V  
gm=842.8uS, gms=141.2uS, gds=16.05uS

**1MHz --> 4nV/sqrt(Hz)**

10MHz --> 3.49nV/sqrt(Hz)

Thermal noise hand calculation = 3.62nV/sqrt(Hz)