
CCD58
Parallel Coax connections
RPhase1
RPhase1-GND
RPhase2
RPhase2-GND
RPhase3
RPhase3-GND
SPhase1
SPhase2
SPhase3
Phase0
Phase0-GND
CCD signal DSL(L)
CCD signal DSR(R)
CCD signal BDSR(L)
CCD signal BDSR(R)
Preamplifier test input
-9v Bias
VDD1
VDD2
VRD
VBG
VABB
+5v Rail
Ground
-5v Rail
CCLRC
Rutherford Appleton Laboratory
Chilton, Didcot
Oxfordshire, OX11 0QX
CCD58 Motherboard Circuit Diagram
Page Size: A2
Revision: A2-TA-0012-003-July 14, 1998
1 of 1