



Ribbon cable headers to 6x 9pin D9SUBs, each with 8 outputs, in two groups of 4 with each group of 4 separately enabled with the FPGA. Individual outputs within a group may be disabled with the DIP switches.

Project	CERN LHCb VELO INTERLOCK BOX
Drawn by	Tony Smith
Date	1 June 07
Sheet	8 of
Revision No	P

University of Liverpool
Department of Physics