Development of HV-CMOS sensors for the HL-LHC upgrade and future experiments

<u>Eva Vilella</u>

Department of Physics University of Liverpool Oliver Lodge, Liverpool L69 7ZE, UK

vilella@hep.ph.liv.ac.uk



My profile

- 2009 BSc Electronic Engineering Uni. Barcelona
- 2010 MSc Electronic Engineering Uni. Barcelona
 - Readout circuits for DEPFET sensors
 - GAPDs/SPADs/SiPMs in HV-CMOS technologies
 - Belle II and future linear colliders

• 2013 PhD Engineering and Advanced Technologies - Uni. Barcelona

- GAPDs/SPADs/SiPMs in HV-CMOS technologies
- Future linear colliders
- 2014 Short post-doctoral stage Uni. Barcelona
 - GAPDs/SPADs/SiPMs in HV-CMOS technologies
 - Biomedical applications
- Present Research associate Uni. Liverpool
 - HV-CMOS/HV-MAPS sensors in HV-CMOS technologies
 - ATLAS upgrade, Mu3e and other HEP applications











Why this seminar?

Particle Physics Christmas Meeting 2015 - My slides







Why this seminar?

Particle Physics Christmas Meeting 2015 - My slides



Some of the audience faces







Why this seminar?

Particle Physics Christmas Meeting 2015 - My slides



Some of the audience faces



In this Seminar, I will give a general overview of HV-CMOS sensors in easily comprehensible terms to the non-expert





Outline

1. CMOS sensors

- Technology details
- HEP applications
- Practical advantages
- Future HEP experiments

2. HV-CMOS/HV-MAPS sensors

- Technology details
- Available foundries
- HV-CMOS developments

3. HV-CMOS development at Uni. Liverpool

- H35DEMO prototype. Design and first measurements.
- TCAD simulations
- New prototype

4. Conclusion



CMOS sensors

- <u>Innovation</u> → Amplification integrated in each pixel
- <u>Application in photonics</u>:
 - 1993 \rightarrow First application for photography
 - Currently leading sensors in the imaging field
 - Main application in mobile phones and digital cameras
- <u>Application in HEP</u>:
 - 1999 \rightarrow First proposal for HEP
 - MAPS = Monolithic Active Pixel Sensor
 - MAPS development by many different institutes:

Detector name	Institute
MIMOSA family (>30 prototypes!!) (*)	Uni. Strasbourg - IPHC
DNW MAPS	INFN
INMAPS	RAL, CERN
(*)	

(*) http://www.iphc.cnrs.fr/List-of-MIMOSA-chips.html



Resolution-crazy camera prototype by Canon (250M CMOS pixels) Sep. 2015













Pixel = sensing diode + amplifier to buffer the signal

- 1. Lightly doped p-type epitaxial layer (~14-20 μm, active volume)
 - \rightarrow Not fully depleted as CMOS technologies support LV only
 - ightarrow Charge collection mainly by diffusion (<100 ns)
 - \rightarrow 100% fill-factor
- 2. Highly doped p-type Si-substrate
- 3. P-well implantation (bulk of nMOS transistors)
- 4. N-well implantation (collecting electrode)
- 5. MIPs produce 80 e⁻/h⁺ pairs per µm (~1000 e⁻ per event)

6. Only nMOS transistors are possible in the pixel area (twin well)

- \rightarrow Very simple in-pixel amplifier (3T cell)
- More complex electronics at the periphery of the sensing matrix
- Fabricated in commercial CMOS technologies (leading edge performance, low-cost)



8/57



MAPS limitations:

- In-pixel circuitry limited to nMOS transistors only
- pMOS transistors require an n-well implantation
- Any additional n-well (apart from the collecting electrode) collects signal electrons
 - → If we include pMOS transistors → loss of sensitivity







MAPS limitations:

- In-pixel circuitry limited to nMOS transistors only
- pMOS transistors require an n-well implantation
- Any additional n-well (apart from the collecting electrode) collects signal electrons
 - → If we include pMOS transistors → loss of sensitivity

Possible solution 1 (DNW MAPS):

- Use a techno. process with (STMicroelectronics 130 nm):
 - N-well (bulk of pMOS transistors)
 - P-well (bulk of nMOS transistors)
 - Deep n-well (collecting electrode)
- Pixel = sensing diode + fully CMOS amplifier + shaper + comparator (More complex electronics inside the pixel area are possible)
- → Charge collection efficiency ~92% (APSEL4D chip)



10/57





MAPS limitations:

- In-pixel circuitry limited to nMOS transistors only
- pMOS transistors require an n-well implantation
- Any additional n-well (apart from the collecting electrode) collects signal electrons
 - → If we include pMOS transistors → loss of sensitivity

Possible solution 2 (INMAPS):

- Use a techno. process with (TowerJazz 180 nm):
 - N-well (collecting electrode)
 - P-well (bulk of nMOS transistors)
 - Deep p-well (n-well/p-epi isolation)
- Pixel = sensing diode + fully CMOS amplifier + shaper + comparator (More complex electronics inside the pixel area are possible)

→ Charge collection efficiency ~100%



11/57

MAPS sensors - HEP applications





MIMOSA-26

- **Chip size** 13.7 mm x 21.5 mm
- Sensor matrix 576 x 1152 pixels (~0.7M pixels)
- **Pixel pitch** 18.4 μm x 18.4 μm
- Techno. process AMS 0.35 µm OPTO (twin well)
- Epitaxial layer $14 \ \mu m$
- Fabrication 2008

- Readout electronics:

- in-pixel amplification
- correlated double sampling
- EOC with discriminator
- zero suppression
- on-chip memory to store digital signals
- readout in a rolling shutter mode (115.2 $\mu s)$





MAPS sensors - HEP applications





MIMOSA-28 (ULTIMATE)

- **Chip size** 20.22 mm x 22.71 mm
- Sensor matrix 928 x 960 pixels (~0.9M pixels)
- **Pixel pitch** 20.7 μm x 20.7 μm
- Techno. process AMS 0.35 μm OPTO (twin well) TID 150 krad
 - NIEL few 10^{12} 1 MeV n_{eq}/cm²
- Epitaxial layer 15 μ m (>400 Ω ·cm)
- Fabrication 2011
- Readout electronics:
 - in-pixel amplification
 - correlated double sampling
 - EOC with discriminator
 - zero suppression
 - on-chip memory to store digital signals
 - readout mode by rows (185.6 μ s)





MAPS sensors - HEP applications



- data-driven readout (async. priority encoder)
- readout time $\boldsymbol{\alpha}$ to chip occupancy
 - 1 hit/column (foreseen) \rightarrow ~10 μ s





MAPS sensors - Practical advantages

- Fabricated in **commercial CMOS technologies** → **leading edge performance and low-cost**
- In-pixel amplification
- In-pixel processing electronics are also possible \rightarrow <u>very strong signal at pixel output</u>
- **Readout and digitization electronics can be integrated on the same chip** with the pixel array
- Very small pixel sizes are possible (18 μ m x 18 μ m) \rightarrow high granularity
- Low leakage current + small sensor capacitance \rightarrow <u>excellent noise performance</u> (~10 e⁻ per pixel)
- 14-20 μ m thick epi layer \rightarrow <u>high signal-to-noise ratio</u> (1 MIP generates ~1000 e⁻)
- Epi layer is underneath the readout electronics \rightarrow **100% fill-factor**
- **Back-thinning to 50 µm is possible** whilst sensor performance is unaffected
- **<u>CMOS sensors have demonstrated excellent performance</u> (EUDET/AIDA telescope, STAR at RHIC-BNL)**





• Why are we developing <u>HV-CMOS sensors</u> ??





MAPS sensors - Practical advantages

- Fabricated in **commercial CMOS technologies** → **leading edge performance and low-cost**
- In-pixel amplification
- In-pixel processing electronics are also possible \rightarrow <u>very strong signal at pixel output</u>
- **Readout and digitization electronics can be integrated on the same chip** with the pixel array
- Very small pixel sizes are possible (18 μ m x 18 μ m) \rightarrow high granularity
- Low leakage current + small sensor capacitance \rightarrow <u>excellent noise performance</u> (~10 e⁻ per pixel)
- 14-20 μ m thick epi layer \rightarrow <u>high signal-to-noise ratio</u> (1 MIP generates ~1000 e⁻)
- Epi layer is underneath the readout electronics \rightarrow **100% fill-factor**
- **Back-thinning to 50 µm is possible** whilst sensor performance is unaffected
- **<u>CMOS sensors have demonstrated excellent performance</u> (EUDET/AIDA telescope, STAR at RHIC-BNL)**
- Low bias voltage \rightarrow charge collection by diffusion \rightarrow long charge collection times (<100 ns)
- Limited radiation tolerance $\rightarrow <1$ Mrad (TID), $<2\cdot10^{13}$ 1 MeV n_{eq}/cm^2 (NIEL)





• Is that <u>a problem</u> ??

- Let's take a look at **future HEP experiments**



Future HEP experiments - ATLAS ITk upgrade

- **<u>LHC upgrade</u>** \rightarrow Aimed at determining the Higgs boson properties and looking for new physics
 - Higher centre-of-mass energy and luminosity:

Upgrade	Year	√s (TeV)	L (cm ⁻² s ⁻¹)	BX-time (ns)	intL (fb ⁻¹)
LHC Phase 0	2015	13~14	~1·10 ³⁴	25	~75-100
LHC Phase I	2018	14	~2·10 ³⁴	25	~350
HL-LHC Phase II	>2025	14	5·10 ³⁴	25	~3000

- Major challenges:

- Higher data rates \rightarrow improved TDAQ
- Higher occupancy \rightarrow finer granularity
- More radiation damage \rightarrow more rad-hard sensors and electronics

HL-LHC Phase II	TID (MRad)	NIEL (1 MeV n _{eq} /cm²)	^(*) including a
Inner detector	>1000 (*)	2·10 ^{16 (*)}	safety 2 factor

- To operate in such a harsh environment, a major detector upgrade is necessary
- Idea \rightarrow explore industry standard processes as replacement sensors (low-cost)



Future HEP experiments - ATLAS ITk upgrade

- **<u>LHC upgrade</u>** \rightarrow Aimed at determining the Higgs boson properties and looking for new physics
 - Higher centre-of-mass energy and luminosity:

Upgrade	Year	√s (TeV)	L (cm ⁻² s ⁻¹)	BX-time (ns)	intL (fb⁻¹)
LHC Phase 0	2015	13~14	~1·10 ³⁴	25	~75-100
LHC Phase I	2018	14	~2·10 ³⁴	25	~350
HL-LHC Phase II	>2025	14	5·10 ³⁴	25	~3000

- Major challenges:
 - Higher data rates \rightarrow improved TDAQ
 - Higher occupancy \rightarrow finer granularity
 - More radiation damage \rightarrow more rad-hard sensors and electronics

HL-LHC Phase II	TID (MRad)	NIEL (1 MeV n _{eq} /cm²)	^(*) including a
Inner detector	>1000 (*)	2·10 ^{16 (*)}	safety 2 factor

- To operate in such a harsh environment, a major detector upgrade is necessary
- Idea \rightarrow explore industry standard processes as replacement sensors (low-cost)
 - MAPS sensors offer many advantages, but they are not suited for the ATLAS ITk upgrade



Future HEP experiments - Mu3e experiment

- <u>**Target**</u> \rightarrow Search for new physics beyond the Standard Model
 - By looking at the lepton flavor violating decay $\mu^{\scriptscriptstyle +} \rightarrow e^{\scriptscriptstyle +} e^{\scriptscriptstyle -} e^{\scriptscriptstyle +}$
- <u>Challenges</u>
 - Extreme BR sensitivity \rightarrow continuous high current beam of >10⁸ (PI)-10⁹ (PII) muons/s (PSI) (10⁻¹⁵ Phase I, 10⁻¹⁶ Phase II) \rightarrow detector capable of coping with this rate
 - ightarrow excellent momentum & time measurement of low-energy
 - $(>10^{-15}$ Phase I, $>10^{-16}$ Phase II) electrons (<53 MeV/c)
- <u>These requirements drive the detector design</u>:

- Reduce backgrounds

	Pixel size	Time resolution	Material budget	Efficiency	Dbacol > 2017
80	μm x 80 μm	<20 ns (PI) <1 ns (PII)	~0.1% X ₀ per layer (detector 50 μm)	>99%	Phase II \rightarrow >2017 Phase II \rightarrow >2020

- Other requirements in terms of low power consumption (<150 mW/cm²)
- Mu3e is the <u>first experiment that will see HV-MAPS (MuPix) operate in a real application</u>!







Future HEP experiments - Mu3e experiment





22/57

Future HEP experiments - ILC and CLIC



<u>**ILC and CLIC**</u> \rightarrow Two proposed linear e⁺-e⁻ colliders to study the Higgs boson properties in • great detail

Beam parameter	ILC	CLIC	Detector requirement	Value
E (TeV)	1	3	σ	<5 μm
. (cm ⁻² s ⁻¹)	2.70·10 ³⁴	5.90·10 ³⁴	opoint	(pixel pitch of 17 μm)
3X-time (ns)	337	0.5	Material budget/layer	<0.15% X ₀ (ILD) <0.30% X ₀ (SiD)
Bunches/train	2820	312	Granularity	High
nter-train (ms)	199	~20		~1%
Particles/bunch	7.50·10 ⁹	3.72·10 ⁹	Occupancy	
σ _x /σ _y (nm/nm) 640/5.7 40/1		Radiation tolerance	100 krad/year (TID, ILC) 10 ¹¹ 1 MeV n _{eq} /cm ² /year (NIEL, ILC) 20 krad/year (TID, CLIC)	
n an ILC/CLIC environment, MAPS could work well with 50 µs time-slicing and				4·10 ¹⁰ 1 MeV n _{eq} /cm ² /year (NIEL, CLIC)
			Power	<a cm<sup="" few="" mw="">2

Cost

23/57

Requirements on tracking detectors:

25 µm x 25 µm pixel size



Collider details:

Eva Vilella - Liverpool HEP Seminar - 6 April 2016

Low

HV-CMOS sensors

- <u>MAPS</u> are excellent sensors with many practical advantages, but <u>charge collection via diffusion</u> makes them
 - too slow
 - not sufficiently radiation tolerant

for certain experiments.

- <u>High Voltage-MAPS (HV-MAPS</u>) combine the advantages of MAPS with a "high" voltage of up to 120 V which is applied between the substrate and deep n-wells containing the transistors. This voltage leads to
 - fast charge collection via drift
 - better radiation tolerances.



• How can we **implement an HV-CMOS sensor** ??





• The majority of commercial HV-CMOS technologies use p-type substrates







• A DNWELL/p-substrate diode is the sensing element











28/57





29/57





 V_{DD} **R**_{FB} Typical readout electronics • R_{BIAS} C_{FB} V_{Th1} CSA **CR-RC** 11 \mathbf{C}_{AC} Tune DAC V_{ss} HV $V_{ss} V_{DD}$ VDD ΗV Π п п п nMOSi pMOSi p p p p SP SN SPWELL SNWELL SP DP DPWELL DP DNWELL p-substrate





• 1 MIP





32/57













 V_{DD} **R**_{FB} The charge is attracted to the • contact RBIAS C_{FB} V_{Th1} [CSA **CR-RC** ٦٢ \mathbf{C}_{AC} Tune DAC $V_{SS} V_{DD}$ V_{ss} O ΗV VDD ΗV Π п п nMOSi pMOSi p p p p SP SN SPWELL SNWELL SP DP DPWELL DP DNWELL p-substrate









36/57







Available foundries

	AMS	LFoundry	ESPROS	XFAB	TowerJazz
Feature node	180 nm/ 0.35 μm	150 nm	150 nm	180 nm	180 nm
HV	≤ 100 V/ ≤ 150 V	≤ 60 V	≤ 15 V	≤ 200 V	≤ 5 V
HR	2016/Yes	Yes	Yes	Yes	Yes
Quadruple well	No (triple)	Yes	Yes	No (BOX)	Yes
Metal layers	6/4	6	6	6	6
Backside processing	No	Yes	Yes	No	Yes
Stitching	No	Yes	No	No	Yes
TSV	Yes	No	No	No	No

- Other options are:
 - Global Foundries 130 nm, IBM 130 nm, OKI/LAPIS/KEK, ON Semiconductor 180 nm (formerly AMIS), Toshiba 130 nm, TSMC 65 nm



- <u>The beginnings</u>:
 - First chip submitted in HV-AMS 0.35 μm 2006 by Ivan Peric → proof-of-concept
 - **to investigate** the properties of the DNWELL/p-substrate diode
 - <u>to demonstrate</u> that it is possible to implement complex CMOS electronics in the collecting DNWELL electrode
 - electronics → CSA, CR-RC shaper, discriminator with 4-bit tune DAC, latch and bus driver
 - full functionality of the detector!
 - noise ~80 e⁻
- Since then, <u>many developments under way</u>:
 - in a <u>few different technologies</u> (mostly in HV-AMS 0.35 μm/180 nm and LFoundry 150 nm, but also in ESPROS 150 nm, XFAB 180 nm, TJ 180 nm and others)
 - aiming at various applications (ATLAS upgrade, Mu3e and ILC/CLIC)
 - and by several groups (CERN, IFAE, KIT, SLAC, Uni. Bonn and Uni. Liverpool).

\rightarrow Let's take a look at them! Just a selection.



- <u>CCPD chips family</u>
 - CCPD = Capacitive Coupled Pixel Detector
 - Concept \rightarrow a detector with large area pixels that can be read out via FE-I4
 - Options:
 - HV/HR-CMOS sensor with analogue output + FE-I4 readout (typical option)
 - HR/HV-CMOS sensor with CSA



Diode + CSA FE-I4

- HV/HR-CMOS sensor with digital output + FE-I4 readout

- HR/HV-CMOS sensor with CSA and discriminator



Other options, such as HV/HR-CMOS passive sensor + FE-I4 or readout with other FE chips, are also possible

Diode + CSA + discrimin. FE-I4

- HV-CMOS/FE-I4 connection via gluing (instead of via bump-bonding)
- **Pixel area** \rightarrow the same as in FE-I4 (1-to-1 connection)

smaller than in FE-I4 (with sub-pixel encoding, HV2FEI4)





• Traditional sensor/FE-I4 connection (hybrid)

(Joined Signal charge

Via bump-bonding:





HV-CMOS/FE-I4 connection •

Via bump-bonding:







- <u>Sub-pixel encoding</u> → Each pixel that is coupled to the same FE-I4 readout cell has a <u>unique signal amplitude</u> or <u>unique signal duration</u>.
 - → The pixel can be identified by examining the amplitude/duration information generated in the FE chip.





<u>CCPD chips family in HV-AMS 180 nm</u>:

- CCPDv1 (Nov. 2011) \rightarrow SNR after 2.10¹⁵ n_{eq}/cm² (neutrino irradiation) ~20. Test-beam.
- CCPDv2 (Nov. 2012) \rightarrow works after 862 Mrad (X-ray irradiation). Test-beam.
 - efficiency before irradiation is >99% and after irradiation ~95%.
- CCPDv3 (Nov. 2013) \rightarrow pixels match the CLICPix 65nm ASIC developed for CLIC
- CCPDv4 (Jun. 2014)
- CCPDv5 (Feb. 2015) \rightarrow improved version of CCPDv4
 - improved guard ring structure that allows for higher HV (<120 V) time-walking compensation in-pixel







- <u>Discriminator</u>:
- Low and high energy particles generate signals that cross the threshold voltage at different times (also the response time of the electronics is dependent on the signal strength). This time difference is the time walk.
- Idea of time walk compensation → The propagation time through the comparator is independent of the amplitude of the signal generated by the sensor.



Eva Vilella - Liverpool HEP Seminar - 6 April 2016

45/57



MuPix chips family in HV-AMS 180 nm:

- MuPix chips are fully monolithic pixel detectors



Diode + CSA + discrimin. + digital readout

- The digital readout cell is placed at the periphery of the sensing matrix:
 - Time-stamp generation upon particle hit
 - Time-stamp and pixel address are stored in on-chip memories until readout
 - Priority logic controls the readout order (~99% efficiency measured in test beams)

- More complex electronics integrated at each new MuPix generation:

Prototype	In-pixel CSA	2 nd amplifier	Comparator	Serial Gigabit link	Internal state machine
MuPix4	1		Standard		
MuPix6	\checkmark	\checkmark	New		
MuPix7	1	1	New	✓	✓

- Currently working towards MuPix8, a large area chip (HR) that will be submitted in 2016



HV-CMOS/HV-MAPS sensors - Main properties

- In industry standard HV-CMOS technologies (mature, low-cost)
- High negative bias voltage for a **wide depletion region** (15 μm) in the substrate
 - Fast charge collection (~200 ps)
 - High radiation tolerance (~10¹⁵ n_{eq} /cm², ~1 GRad)
- **Small pixels** (~25 μm x 25 μm)
- Thin sensors ($\geq 50 \ \mu m$)
- High integration density of CMOS electronics
 - Embedded in the collecting electrode
 - Isolated from the substrate
- Compatibility with existing readout ASICs (FE-I4)
- **Possibility of digital readout electronics** in the sensor layer (HV-MAPS or smart sensors)
 - Generation of time-stamps and pixel addresses
- Possibility of using substrates with higher resistivities to widen the depletion region
 - Less detector capacitance (less noise) and more signal amplitude
- Excellent detection efficiency (>95%) and position resolution (~3 μm), good time resolution (<20 ns)





• The University of Liverpool started in 2014 an <u>**R&D programme to develop HV-CMOS sensors**</u>



H35DEMO - Main features



UNIVERSITY

FRP()

0 F

49/57

Main features:

- ams 0.35 μm High-Voltage CMOS (H35)
- submission through an engineering run - submission in October 2015
 - wafer production finished in December 2015

- different substrate resistivities to improve SNR

- 20 Ω ·cm (standard), 80 Ω ·cm, 200 Ω ·cm, 1k Ω ·cm

Areas (from top to bottom):

- standalone nMOS matrix
 - digital pixels with in-pixel nMOS comparator
 - standalone readout
- analog matrix (2 identical arrays)
 - different flavours in terms of gain and speed
- standalone CMOS matrix
 - analog pixels with off-pixel CMOS comparator - standalone readout









- Folded Cascode
- Gain boosting
- Single ended otuput
- Continuous reset

2nd amplifier

1st analog matrix:

- CSA uses nMOS as input transistor
 - \rightarrow less noise, better radiation tolerance
 - \rightarrow more power consumption
- CSA without gain boosting
- First 100 columns with extra HV
- First 200 columns with ELTs in FB block
- Last 100 columns with linear transistors in FB block

2nd analog matrix:

- CSA uses pMOS as input transistor
- First 100 columns with extra HV
- First 200 columns with gain boosting
- Last 100 columns without gain boosting

UNIVERSITY OF LIVERPOOL

51/57

Pixel area FE-I4

TCAD simulations

- Backside biasing versus top-side biasing:



- Backside biasing gives a more uniform field.
- As AMS doesn't provide backside biasing, we plan to do backside processing on our fabricated H35DEMO devices at a third company.





H35DEMO - I-V measurements

53/57



IVERPOOL





H35DEMO - Measurement set-up

Set-up being developed @ Liverpool





54/57

H35DEMO - Preliminary measurements

- On-going measurements in parallel at different institutes:



- Features:
- Sr90 source
- 1st analog matrix
- Monitor line

- University of Lancaster \rightarrow Edge TCT on test structures



LFoundry 150 nm

- The design of an HV-CMOS prototype in LFoundry 150 nm is currently on-going
- The prototype will include matrices with different features:
 - Matrix 1 → High rate readout with trigger and based on associative buffer cells
 - Matrix 2 → High rate readout based on shift register
 - Matrix $3 \rightarrow$ Analog pixels
 - Matrix 4 \rightarrow High rate readout with Time-to-Digital Converter circuits
 - Push the time resolution of the sensor (for Mu3e and also interesting for ATLAS)
 - Very small area pixels
- Prototype area will be 1 cm x 1 cm (MPW)
- <u>Thinning</u>, <u>backside biasing</u> and fabrication in <u>different substrate resistivities</u> (HR) are foreseen
- Development of this prototype also in collaboration with other institutes: IFAE, KIT, University of Bern, University of Geneva and University of Liverpool
- Submission of this prototype will be in June 2016
- We target 2 other submissions later in 2016 \rightarrow 1. Engineering run in HV-AMS 180 nm

2. Engineering run in LFoundry 150 nm





Conclusion

- MAPS sensors offer very attractive advantages and have demonstrated excellent performance, but they are not suited for certain future HEP experiments in terms of speed and radiation tolerance.
- HV-CMOS/HV-MAPS add to MAPS sensors advantages high speed (charge collection via drift) and advanced radiation tolerance.
- Many HV-CMOS/HV-MAPS developments in a few different technologies (mostly in HV-AMS 0.35 µm/180 nm and LFoundry 150 nm, but also in ESPROS 150 nm, XFAB 180 nm, TJ 180 nm and others) aiming at various applications (ATLAS upgrade, Mu3e and ILC/CLIC) and by several groups.
- Liverpool has started an **R&D programme to develop HV-CMOS sensors**:
 - Design and fabrication of a **pixel demonstrator in HV-AMS 0.35 μm (H35DEMO)**
 - I-V measurements done with probe station in clean room at Liverpool
 - Development of experimental set-up is on-going at different institutes
 - Future plans with H35DEMO include thinning and back processing, bump bonding and gluing with FE-I4, but also irradiation measurements and test beam campaigns
 - Design of a prototype in LFoundry 150 nm

Thank you for your attention!





Back-up slides









59/57





60/57







62/57





63/57

H35DEMO - Layout analog pixel

MET1 \rightarrow in-pixel connections

Pixel size is 50 μ m x 250 μ m MET2 \rightarrow bias lines (V) + shielding







H35DEMO - Post-layout simulation



- The gain ranges between 38 mV (0.5 MIP) and 243 mV (3 MIP).
- The rise time is \approx 31 ns.
- The recovery time ranges between \approx 600 ns (0.5 MIP) and \approx 1.6 µs (3 MIP). It can be reduced to \approx 80-100 ns with more aggresive settings.
- The noise is 8 mV.



H35DEMO - Standalone nMOS pixel



H35DEMO - Standalone nMOS pixel TW free

- All nMOS comparator (in-pixel):
- Fully differential amplifiers
- Compensation system
- Output stage
 - To FEI4
 - To in-chip digital block

nMOS comparator with TW compensation





67/57

225.92 µm